We report the fabrication and characterization of an electrostatic quantum dot in pure Germanium with an integrated charge measurement transistor. The device uses the Al 2 O 3 /Germanium interface for the confinement of carriers in the Germanium and an hybrid design with an electron quantum dot and hole transistor for the charge detection. The hole transistor, using with NiGe source and drain contacts, despite the modest low temperature carrier mobility of 450 cm 2 /Vs, has shown a sensitivity to the dot electric potential sufficient to detect single charges tunneling in and out of the quantum dot. The device is realized with a two level gate stack, with the top level used to attract electrons and the lower one to define the electron confinement potential and accumulate the hole transistor. The possibility to improve the device operation using an Al 2 O 3 /SiGe/Ge multilayer for the confinement of electrons at a smoother interface is discussed.
Introduction
Electrons in Silicon and Germanium share the possibility to reach long spin coherence time enabled by the natural abundance of spinless nuclei and the possibility of isotope purification. While research is now focused on Silicon devices for technological advantages of this material system, Germanium based devices would have properties already recognized in the past 1 that would solve some issues currently open in Silicon devices, so that the initial development efforts would be justified. The use of Germanium rich heterostructures was initially proposed for the peculiar possibilities allowed by conduction band engineering. Bulk Silicon, Germanium and any alloy of these two materials have two local conduction band minima in the  and in the L crystallographic direction. Electrons in either minimum have properties, such as effective mass and Landé g-factor, substantially different, but such values are only marginally dependent on the alloy composition: as a consequence in any SiGe substrate or thin film the electronic properties are set by which conduction band local minimum is at the absolute minimum energy [ 2 ]. The band profile is affected not only by the alloy composition, but also by the strain involved in the growth of Silicon-Germanium heterostructures. The unique property found in germanium rich heterostructures, and in particular in SiGe films grown on pure Germanium substrates, is that when the Silicon content in the epilayer is larger than 15 or 30% (depending if (100) or (111) substrate orientation is considered) the strain pushes the energy of the X valley at the absolute energy minimum [ 1 , 3 ] . Consequently thin films where either the L or the X valley is the absolute minimum, and thus where electrons can have very different physical properties, can be grown on each other. Besides, the L valley minimum, that is the absolute minimum in Germanium like materials, has advantageous properties deriving from its symmetry properties. This minimum has a 4-fold degeneracy in the bulk, with the energy ellipsoids aligned along the (111) directions. Owing to the fact that the effective mass is larger in the (111) direction, the degeneracy is completely lifted in a 2D confinement structure, provided that the confinement is obtained in a plane normal to the (111) direction: this is in contrast to what happens in Silicon based devices where a 2-fold degeneracy is left. Besides the in-plane mass in Germanium is smaller than in Silicon ( A type I alignment of the conduction and valence bands is predicted at the SiGe/Ge interface and a 55meV conduction band offset has been recently measured at the Si 0.11 Ge 0.89 /Ge interface on a (100) substrate [ 3 , 4 ] . In a similar band structure it would be in principle possible to confine electrons in the Germanium substrate, but the limited barrier height requires a more complex device design. The semiconductor/dielectric interface can be a valid alternative to confine the charge carriers and quantum dot devices based on MOS structures are today being successfully realized in Silicon [ 5, 6 ]. The improvements reported on the Germanium/high-k dielectric interface [ 7 ] suggest the possibility to transfer the Silicon device design to Germanium. However the operation at very low temperature poses new difficulties that haven't been addressed in Germanium MOS devices yet, namely the realization of low temperature MOSFETs. The integration of a transistor functioning as a highly sensitive electrometer is necessary to detect the charge confined in the quantum dot, and perform the readout of the spin state through projective measurements that have been largely proven in The possibility to use hole, rather than electron, qubits has been recently studied 14, 15, 16 as a way to reduce the influence of the nuclear spins on the spin coherence time, in particular in AlGaAs based devices, using the peculiarity of the hole wavefunction that goes to zero at the nuclei sites. This wouldn't however be advantageous in Germanium and Silicon based devices, where isotope purification allows the complete elimination of nuclear spins. For group IV materials electrons still represent the preferred choice for the quantum information storage, allowing the use of ESR for spin rotation, having a lower in-plane mass and possibly achieving longer coherence time in semiconductors with spinless nuclei. Consequently we designed and realized a hybrid device where a p-type transistor is electrostatically coupled to an electron quantum dot to detect the confined charge.
Device design
The device here reported is an MOS structure with a 2 level gate stack. The device architecture already used in Silicon MOS quantum dots [ 5 ] has been adapted for the use of carriers of opposite sign in the quantum dot and the measurement channel. The mid level gate, besides depleting the 2DEG and forming the quantum dot, is used to accumulate the transistor channel, while the top level gate is positively biased to attract electrons. The transistor gate is shaped with a small constriction (W/L= 70nm/100nm) constituting the high sensitivity region. Next to this a set of 4 gates, represented in Fig 1c , is used to shape the electron potential well. The two gates indicated as V b form an adjustable tunnel barrier to the electron reservoir, while the V p gates are used to tune the energy level in the quantum dot. The entire area represented in figure 1c is covered by the positively biased top gate, not reproduced in the picture, used to attract the electrons.
To optimize and validate the gates design we simulated the device operation with a procedure similar to what described in [17] . In Fig 1d we 
Fabrication and characterization
The device previously described was realized on a (100) non-intentionally doped germanium substrate. After standard cleaning procedure, Nickel was deposited on the ohmic contact regions and NiGe was formed via annealing at 400 C for 4 min in N 2 atmosphere. /Vs. These evidences show that the 2DHG properties are mainly influenced by the interface scattering: this is not surprising considering that our dielectric consists of Al 2 O 3 deposited on the free germanium surface without use of interface layers or in situ surface cleaning.
Moving on to the properties of the charge detector, reported in figure 3a, even though the ohmic contacts constantly showed ohmic characteristics, the drain current vs. gate voltage (I d -V g ) curves on this device didn't present a smooth linear behavior close to threshold, but several peaks and valley characteristic of the Coulomb blockade regime that evolved to a linear characteristic when the gate was made more negative. While the transistor gate was not shaped to form a quantum dot, this characteristic is not surprising, as potential fluctuations at the Al 2 O 3 /Ge interface caused from interface defects or charges in the oxide can lead to the formation of isolated potential minima that can be screened when a sufficient density of holes is accumulated. Finer I-V curves, reported in Fig 3b, measured close to threshold confirmed a behavior typical of a quantum dot in the Coulomb Blockade regime. In this case the channel potential is controlled via the top gate: considering that only in the region of the constriction the field lines from the top gate can penetrate under the transistor gate, we conclude that the non linearity is due to the transport through the small constriction rather than to the contacts or the leads.
Tuning the transistor in the quantum dot regime would allow the maximum sensitivity to the neighboring charges. However, as evidenced by both 2-gate scans and by stability diagrams, not reported here, the conduction is obtained through a random distribution of multiple quantum dots: in such condition is was hard to achieve the needed stability of the sensitivity. 5 and can be attributed to the lower hole mobility that requires higher charge density in the channel to obtain comparable source-drain resistance.
When the plunger gate is swept the same oscillations on the sensitivity curves are observed with a longer period as required from the weaker coupling of this gate to the channel. Superposed to these curves are sharp deeps evidenced in Fig. 4b that are signature of single electrons tunneling in and out of the quantum dot, coherently driven from the modulation of V b . To confirm that the switching events can be attributed to charge in the quantum dot, rather than to defects in other positions of the device, we observe the shift of the peaks as a function of the two quantum dot gates, V s and V b . These data are reported in Fig. 4c where the dotted line represents the slope of 1 V/V. This slope confirms the comparable coupling strength of the charge to the two set of gates, compatible with the position of the charge inside the quantum dot region.
Integrating the dip in the trace in Fig 4b we can extract the change of source-drain current after the addition/subtraction of one electron to the quantum dot that, in the highest sensitivity region, corresponds to a current step of 1.1 x 10 -11 A. This is obtained for a total current I sd = 3.5
x 10 -9 A and source-drain bias V sd = 1 mV. At 0.37 K the main noise source in these conditions is the shot noise, giving a maximum theoretical speed for the detection of single tunneling events of 10 5 Hz.
The instabilities measured in the 2D scans evidence the presence of trapped charges in the quantum dot, expected given the nature of the Ge/Al 2 O 3 interface, and limit the ability to consistently control the charge accumulated in the quantum dot in a limited range of V p and V b . Much work has been lately focused on the improvement of the Germanium/dielectric interface, but data on the low temperature mobility of electrons at such interfaces is still lacking. As an alternative approach to the improvement of the device we suggest the use of the SiGe/Ge interface for the confinement of electrons. The possibility to confine electrons in Si x Ge 1-x /Ge heterostructures with x  0.1 is limited by the relatively small energy barrier available, just 55 meV. However electrons in Germanium have a fairly large longitudinal transverse effective mass, which is the relevant one for tunneling through this kind of barrier if the heterostructure is grown on (111) substrates, so that a sufficiently long confinement of electrons can be obtained, provided that the transverse electric field is limited. This requirement means that the hetero-interface is adequate for the confinement of the few electrons in the quantum dot but not for the accumulation of the 2DEG of the reservoir or the 2DHG of the electrometer channel.
A schematic cross-section of a possible device using both the Al 2 O 3 /SiGe and the SiGe/Ge interface, realized on a Al 2 O 3 /SiGe/Ge multilayer, is reported in figure 5 : the high energy barrier at the Al 2 O 3 /SiGe interface is used to confine the 2DHG, that doesn't require high interface quality, while the electrons in the quantum dot requiring a smooth and well controlled confinement potential would be at the SiGe/Ge interface. A 2DEG, acting as an electrons reservoir, would be formed at both the Al 2 O 3 /SiGe and at the SiGe/Ge interface. Electrodes are provided so that the more mobile electrons at the lower interface would have a smaller energy barrier to the quantum dot, so that this layer would be the one actually used for the electron reservoir. The quantum dot potential is set with a metal electrode in contact with the SiGe surface, so that electrons eventually tunneling through the barrier can be collected without modifying the potential of the electron trap. In fig 5b we report a simulation of the potential profile. The large transverse mass of electrons in Germanium makes this approach a viable solution. In the design reported the barrier to confine electrons is triangular with an electric field of 2.2 10 6 V/m. Through a WKB approximation, using an effective barrier height of 50meV, we can estimate an average confinement time larger than one hour, large enough that it won't be the limit factor on the complexity of the spin manipulation that can be executed in such a device.
Conclusions
Concluding, we have shown for the first time the formation of an electron quantum dot in pure Germanium using an Al 2 O 3 /Ge MOS structure with an integrated readout channel. We designed a device employing a p-type transistor to detect the electron charge in the quantum dot: this design has allowed overcoming the technological difficulties encountered in the realization of low temperature Germanium n-MOSFETs and added no complexity to the device fabrication.
While the low hole mobility of 450 cm 2 /Vs, caused by the use of the Al 2 O 3 /Ge interface, reduced the transistor current and sensitivity, we were able to detect the displacement of single electrons charges driven by the modulation of one of the quantum dot gates. Control of the quantum dot potential with the two sets of gates confirmed that the charge detected was confined in the quantum dot defined by the electrodes. Instability observed in the 2-gates scans suggest that charges are trapped at the Al 2 O 3 /Ge interface causing non repeatable modifications of the quantum dot potential during the experiments, limiting the control on the quantum dot charge. The low interface quality can be acceptable for the charge detection transistor, where defects can be screened by a larger carrier density and the penalty on the mobility and sensitivity doesn't hinder the detection of single charges. However the electrons in the quantum dot will require a cleaner interface to allow better control of the quantum dot potential: we suggest the use of a three layer structure consisting of Al 2 O 3 /SiGe/Ge. The large barrier at the Al 2 O 3 /SiGe interface is used for the accumulation of the charge measurement transistor, while the electrons that are accumulated with a lower surface density are confined at the SiGe/Ge interface. A proper device design can limit the electric field in the SiGe barrier over the quantum dot, ensuring a confinement time much longer than the time required for electron spin manipulations.`
